View NJU26101_71414.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

NJU26101
www..com
General Description
Digital Signal Processor for TV Package
The NJU26101 is a digital signal processor that provides the function of AGC, 3D Sound, Sound Enhancement, Tone Control, and Digital Volume. The NJU26101 is suitable for audio products such as TV, CD radio-cassette, speakers system, and others.
FEATURES
- Software * 3D sound : eala(NJRC Original Surround), simulated stereo SRS 3D Stereo, SRS 3D Mono, SRS TruSurround BBE ViVA, BBE ViVA+ * Sound Enhancement: : SRS TruBass BBE, BBE Mach3Bass * AGC * Tone Control * Master Volume with Smooth control * WatchDog Clock Output
NJU26101FR1
- Hardware * 24bit Fixed-point Digital Signal Processing * Maximum System Clock Frequency : 38MHz Max. * Digital Audio Interface : 2 Input ports / 1 Output port * Digital Audio Format : I2S 24bit, Left- justified, Right-justified, BCK : 32/64fs * Master / Slave Mode : Master Mode MCK 1/2 fclk, 1/3 fclk ex. MCK = 384Fs(1/2) or MCK = 256Fs(1/3) at fclk=768Fs * Power Supply : 2.5V * Input terminal : 3.3V Input tolerant * Package : QFP32-R1 (Pb-Free) * Two kinds of micro computer interface : I2C bus (standard-mode/100kbps) : Serial interface (4 lines: clock, enable, input data, output data)
The detail hardware specification is described in the " NJU26100 Series Hardware Data Sheet".
Ver.2006-09-20
-1-
NJU26101
www..com
Function Block Diagram
AD1/SDIN AD2/SSb
NJU26101
DSP ARITHMETIC UNIT SERIAL AUDIO INTERFACE BCKO LRO 24-BIT x 24-BIT MULTIPLIER ALU L/R SDO0 SDI0 SDI1
SCL/SCK
SDA/SDOUT
SERIAL HOST INTERFACE
PROGRAM CONTROL
RESETb MCK XI XO TIMING GENERATOR ADDRESS GENERATION UNIT
BCKI
LRI
DELAY RAM
DATA RAM
FIRMWARE ROM
GPIO AND CONFIGURATION INTERFACE
SEL1
Fig. 1 NJU26101 Block Diagram
DSP Block Diagram
eala SDI0 AGC Bypass Trim Simulated Stereo SRS 3D Stereo SRS 3D Mono
SRS Passive Matrix TruSurround
AGC AGC Output Trim SDI1
BBE
BBE Mach3Bass
SRS TruBass
Tone Control
SDO0 Master Volume
VIVA VIVA+
Fig. 2 NJU26101 Function Diagram
-2-
Ver.2006-09-20
NJU26101
www..com
VDDR VDDR VDDC
18
24
23
22
21
20
19
SDI0 SDI1 TEST LRI BCKI MCK BCKO LRO
25
17
VDDC
VSSR
VSSR
VSSC
VSSC
Pin Configuration
16 26 15 27 14 28
WDC VSSC VDDC RESETb VSSO XO XI VDDO
NJU26101
13 12 11
31
30
29
10 32 9
1
2
3
4
5
6
7
SDO0
SEL1
Fig. 3 NJU26101 Pin Configuration
Pin Description
Table 1 Pin Description
No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 Symbol TEST SDO0 SEL1 *1 SCL/SCK SDA/SDOUT AD1/SDIN AD2/SSb VDDO XI XO VSSO RESETb VDDC VSSC WDC *2 I/O O O I I I/O I I -I O -I --O Open Audio Data Output L/R Select I2C or Serial bus I2C Clock / Serial Clock I2C I/O / Serial Output I2C Address / Serial Input I2C Address / Serial Enable OSC Power Supply +2.5V X'tal Clock Input OSC Output OSC GND RESET (active Low) Core Power Supply +2.5V Core GND Clock for Watch Dog Timer Description No. 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 Symbol VDDC VSSC VDDR VSSR SDI0 SDI1 TEST LRI BCKI MCK BCKO LRO I/O Description Core Power Supply +2.5V Core GND I/O Power Supply +2.5V I/O GND Audio Data Input 0 L/R Audio Data Input 1 L/R Connect to GND LR Clock Input Bit Clock Input Master Clock Output Bit Clock Output LR Clock Output
SDA/SDOUT
AD1/SDIN
SCL/SCK
AD2/SSb
TEST
TEST
8
----I I I I I O O O
* I : Input, O : Output, I/O: Bi-directional *1 SEL1 : Input *2 WDC : Output
Ver.2006-09-20
-3-
NJU26101
www..com
Digital Audio Interface
The NJU26101 audio interface provides industry standard serial data formats of I2S, MSB-first left-justified or MSB-first right-justified. The NJU26101 audio interface provides two data inputs, SDI0, SDI1 and a data output, SDO0 as shown in table 2, table 3 and Fig.2. An audio interface input and output data format become the same data format.
Table 2 Pin No. 25 26 Table 3 Pin No. 3
Serial Audio Input Pin Symbol Description SDI0 Audio Data Input 0 L / R SDI1 Audio Data Input 1 L / R
Serial Audio Output Pin Symbol Description SDO0 Audio Data Output 0
Host Interface
The NJU26101 can be controlled via Serial Host Interface (SHI) using either of two serial bus format : 4-Wire serial bus or I2C bus.(Table 4) Data transfers are in 8 bit packets (1 byte) when using either format. Serial Host Interface Pin Description.(Table 5) Table 4 Serial Host Interface Pin Description
Pin No. 4 Symbol SEL1 Setting "Low" "High" Host Interface I C bus 4-Wire serial bus
2
Table 5 Serial Host Interface Pin Description Symbol 4-Wire Serial bus Format Pin No. I2C bus Format (I2C bus / Serial) 5 SCL / SCK Serial Clock Serial Clock Serial Data Input/Output Serial Data Output 6 SDA / SDOUT (Open Drain Input/Output) (CMOS) 7 AD1 / SDIN I2C bus address Bit1 Serial Data Input Serial enable 8 AD2 / SSb I2C bus address Bit2 Note : SDA /SDOUT pin is a bi-directional open drain. SDA /SDOUT output is normal CMOS output in case of 4-Wire Serial bus mode and SSb="Low". SDA /SDOUT output is Hi-Z state in case of 4-Wire Serial bus mode and SSb="High". This pin requires a pull-up resister in both 4-Wire serial and I2C bus mode.
-4-
Ver.2006-09-20
NJU26101
www..com
I C bus
2
When the NJU26101 is configured for I2C bus communication during the Reset initialization sequence. I2C bus interface transfers data to the SDA pin and clocks data to the SCL pin. AD1 and AD2 pins are used to configure the seven-bit SLAVE address of the serial host interface. (Table 6) This offers additional flexibility to a system design by four different SLAVE addresses of the NJU26101. An address can be arbitrarily set up by the AD1 and AD2 pins. The I2C address of AD1/AD2 is decided by connection of AD1/AD2 pins. Table 6 I2C bus SLAVE Address
AD2 AD1
bit7 0 0 0 0
bit6 0 0 0 0
bit5 1 1 1 1
bit4 1 1 1 1
bit3 1 1 1 1
bit2 0 0 1 1
bit1 0 1 0 1
R/W bit0 R/W
Start bit
Slave Address ( 7bit )
R/W bit
ACK
* SLAVE address is 0 when AD1/2 is "Low". SLAVE address is 1 when AD1/2 is "High". Note : In case of the NJU26101, only single-byte transmission is available. The serial host interface supports "Standard-Mode (100kbps)" I2C bus data transfer.
4-Wire Serial Interface
The serial host interface can be configured for 4-Wire Serial bus communication by setting SEL1 pin ="High" during the Reset initialization sequence. SHI bus communication is full-duplex; a write byte is shifted into the SDIN pin at the same time that a read byte is shifted out of the SDOUT pin. Data transfers are MSB first and are enabled by setting the Slave Select pin Low ( SSb=0 ). Data is clocked into SDIN on rising transitions of SCK. Data is latched at SDOUT on falling transitions of SCK except for the first byte (MSB) which is latched on the falling transitions of SSb. SDOUT is Hi-Z in case of SSb = "High". SDOUT is CMOS output in case of SSb = "Low". SDOUT needs a pull-up resistor when SDOUT is Hi-Z.
SSb SCK SDIN SDOUT Hi-Z bit7
MSB
bit6 bit6
bit5 bit5
bit1 bit1
bit0
LSB
bit7
bit0
unstable
Hi-Z
Fig. 4 4-Wire Serial Interface Timing Note: When the data-clock is less than 8 clocks, the input data is shifted to LSB side and is sent to the DSP core at the transition of SSb="High". When the data-clock is more than 8 clocks, the last 8 bit data becomes valid. After sending LSB data, SDOUT transmits the MSB data which is received via SDIN until SSb becomes "High". SDOUT is Hi-Z in case of SSb = "High". SDOUT is CMOS output in case of SSb = "Low". SDOUT needs a pull-up resistor to prevent SDOUT from becoming floating level.
Ver.2006-09-20
-5-
NJU26101
www..com
WatchDog Clock
The NJU26101 outputs clock pulse through WDC (No.16) pin during normal operation. The output toggle cycle (Low/High) from a WDC pin changes with sampling frequencies. (Table 7) Table7 WatchDog Clock Output Cycle Sampling Frequencies WDC Output Cycle (Low/High) Time 32 KHz 276ms 44.1KHz 200ms 48 KHz 184ms The NJU26101 generates a clock pulse through the WDC terminal after resetting the NJU26101. The WDC clock is useful to check the status of the NJU26101 operation. For example, a microcomputer monitors the WDC clock and checks the status of the NJU26101. When the WDC clock pulse is lost or not normal clock cycle, the NJU26101 does not operate correctly. Then reset the NJU26101 and set up the NJU26101 again. Note: If input and output of a audio signal stop and an audio interface stops, WDC can't output. That is because it has controlled based on the signal of an audio interface.
-6-
Ver.2006-09-20
NJU26101
www..com
NJU26101 Command Table
Table 8 NJU26101 Command No. Command
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 System State Version No. Input Select / Fs Select Input mono mode / Smooth Control Tone Control (Bass @100Hz) Tone Control (Treble @10KHz) Channel Balance Firmware Mode Select AGC Ratio / Boost AGC Threshold Level AGC Output Trim AGC Attack Time / Release Time AGC Noise Compressor Threshold Level AGC Bypass Trim Eala Surround Gain SRS 3D Stereo Space / Center BBE VIVA / VIVA+ Surround Gain BBE Counter / BBE Process (BBE I) BBE Level / BBE HF Adjust BBE Mach3Bass fo / Q BBE Mach3Bass Gain SRS TruBass Speaker Size SRS TruBass Bass / Punch Master Volume Master Volume Boost / Dither NOP (BBE III)
Notes : In respect to detail command information, request New Japan Radio Co., Ltd. and permission of a licenser (SRS Labs. Inc. and BBE Sound, Inc.) is required. .
Ver.2006-09-20
-7-
NJU26101
www..com
License Information
1. The SRS technology right incorporated in the NJU26101 are owned by SRS Labs, a U.S. Corporation and licensed to New Japan Radio Co., Ltd. "SRS", "SRS 3D MONO", "SRS TruSurround", "SRS TruBass" are protected under U.S. and foreign patents issued and / or pending. "SRS", "SRS 3D MONO", "SRS TruSurround", "SRS TruBass" and the are trademarks of SRS Labs, Inc. in the United States and selected foreign countries. Neither the purchase of the NJU26101, nor the corresponding sale of audio enhancement equipment conveys the right to sell commercialized recordings made with any SRS technology. SRS Labs requires that all users of the NJU26101 must enter into a license agreement directly with SRS Labs if the royalty is not Included in the purchase price. SRS Labs also requires any users to comply with all rules and regulations as outlined in the SRS Trademark Usage Manual. For further information, please contact: SRS Labs, Inc. 2909 Daimler Street. Santa Ana, CA 92705 USA Tel: 949-442-1070 Fax: 949-852-1099
http://www.srslabs.com
2. The NJU26101 is manufactured by New Japan Radio Co.,Ltd. under license from BBE Sound Inc. BBE is a registered trademark of BBE Sound Inc. A license from BBE Sound Inc. must be required before the NJU26101 can be purchased from New Japan Radio Co.,Ltd.
BBE Sound, Inc. 5831 Production Drive Huntington Beach, CA 92649 USA Tel: 714-897-6766 Fax: 714-896-0736
http://www.bbesound.com
[CAUTION] The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.
-8-
Ver.2006-09-20

▲Up To Search▲

Price & Availability of NJU26101

	To Download NJU26101 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .